La BOMBE RISC-V : 3 072 cœurs directement dans votre RAM !

La BOMBE RISC-V : 3 072 cœurs directement dans votre RAM !

The RISC-V BOMB: 3,072 cores directly in your RAM!

Title history
  • La BOMBE RISC-V : 3 072 cœurs directement dans votre RAM ! — observed on 20261031-2318 UTC (YouTube)

by MAKERTRONIC TECH · View the channel on PSI

Applied Sciences & Engineering Computing & Cybersecurity UComputing and Information TechnologyUKComputer hardware
🎙 MAKERTRONIC TECH 👥 6K 📅 October 4, 2026 ⏱ 14 min 👁 13K 📄 science communication 🧭 2026-10-31
Available in: English (current) Français

Keywords

Xcena MX1near data processingCXL 3.2RISC-V coresmemory bottleneck

Summary

The video introduces the concept of near-data processing and showcases the Xcena MX1, a CXL memory expansion card with 3,072 RISC-V cores, designed to perform computation directly on the memory side to address the memory wall. The presenter explains how data movement between memory and CPU/GPU becomes a major bottleneck, especially for AI and large databases. The MX1, produced in Samsung 4nm, supports up to 2 TB of DDR5, integrates a PCIe 6.0 controller, and can connect NVMe SSDs as InfiniteMemory, effectively creating a single addressable memory space. It includes small RISC-V cores (32 clusters) and vector engines (~3 TFLOPS) for tasks like vector search and LLM inference. The video compares the MX1 with competitors and emphasizes the software stack (LLVM, Xfir libraries, runtime). It reports performance gains based on manufacturer tests, such as up to 4.7x throughput and 18.7x energy efficiency for data analytics. However, the presenter notes the absence of independent benchmarks, pricing, and precise release dates, and cautions that the MX1 is a data-center product not intended for consumer PCs. The final takeaway is that the industry is shifting toward distributed computing, where memory itself becomes a processing unit.

192 words

Critical Evaluation

Value of the Information & Strength of the Argument

The video offers valuable insights into an emerging hardware technology, condensing complex concepts into accessible analogies (e.g., the chef and the cellar). The argumentation is structured and coherent, first establishing the memory wall problem, then proposing the near-data processing paradigm, and finally detailing the MX1’s architecture and expected benefits. However, the evidence relies heavily on the manufacturer’s announced figures, which are presented with appropriate caution but not independently validated. The presenter also provides balanced comparisons with GPU limitations and acknowledges the lack of real-world tests, making the information informative but not conclusive.

Scientific Rigor, Source Quality, Title Accuracy

The methodology is that of a science communicator, synthesizing information from Hot Chips 2026 and the company’s press materials. The sources are not independent, as the presenter explicitly states that the performance numbers come from Xcena’s own tests. The title is somewhat sensational, but the content stays grounded, clearly labeling the data as provisional. The video does not cite external studies or white papers, but it does reference the technical specifications and the context of the CXL standard. Overall, the presentation is honest about uncertainties, though the lack of third-party verification limits its scientific rigor.

202 words

Title / Content Match

The title is attention-grabbing and slightly hyperbolic ('BOMB'), but the content accurately covers the described technology without overclaiming. The core claim about RISC-V cores in RAM is well supported by the explanations.

Quality & Reliability

7/10

The video provides a clear explanation of near-memory computing based on manufacturer data (Xcena), but relies on non-independent tests and lacks external verification. The presenter acknowledges the limitations of the announced figures, balancing enthusiasm with caveats.

Key Moments

Markers derived by PSI from the transcript: the creator did not define chapters.

Contribution & Novelties

This video provides a clear, up-to-date explanation of a novel hardware architecture (Xcena MX1) that pushes near-memory computing into a practical product. Its originality lies in translating a complex technical topic into an accessible format while acknowledging the provisional nature of the data. The main novelty is the concept of memory modules that also act as processors, which is a departure from traditional CPU/GPU-centric designs.

Pour aller plus loin :

  • In-memory computing — Overview of computational techniques performed directly in memory, relevant to the near-data processing discussion.
  • Compute Express Link — The CXL standard that enables such memory expansion and coherent interconnects.
  • RISC-V — The open instruction set architecture used for the 3,072 cores in the MX1.

117 words

Radar Profile

The radar profile shows a high quantity of information (8) and a moderate to high technical level (7), while quality of information and overall reliability are rated slightly lower (7) due to the reliance on manufacturer-provided data. This suggests a well-structured, informative video that is technically solid but not fully verified.

Reliability 7/10